

This Page Is Inserted by IFW Operations  
and is not a part of the Official Record

## **BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

**IMAGES ARE BEST AVAILABLE COPY.**

**As rescanning documents *will not* correct images,  
please do not report the images to the  
Image Problem Mailbox.**

27

(1) 日本特許庁 (JP)

## (1) 公開特許公報 (A)

日本特許公報

特開平8-125066

(1) 公開日 平成8年(1996)5月17日

(2) 优先权 (C)

NO. 1 23/12

23/12

登別記号 施内登別番号

F1

技術分類

A 6521-48

NO. 23/12

実用新案登録文書 第2項の図4 FD (全7頁)

(1) 出願番号 平成6-284536

(2) 出願日 平成6年(1994)10月26日

(1) 出願人 大日本印刷株式会社

東京都新宿区市ヶ谷北町一丁目181号

(2) 発明者 八木 研

東京都新宿区市ヶ谷北町一丁目181号

大日本印刷株式会社内

(3) 発明者 関田 道雄

東京都新宿区市ヶ谷北町一丁目181号

大日本印刷株式会社内



(4) 代理人 外國士 小西 伸貴

(5) 【発明の名称】複数封止型半導体装置とそれに用いられるリードフレーム、及び複数封止型半導体装置の製造方法

(5.1) 【直物】

【目的】更なる複数封止型半導体装置の高機能化、高級化が求められている中、半導体装置パッケージサイズにおけるトップの占有率を上げ、半導体装置の小型化に対応させ、同時に従来のTSOP等の小型パッケージに留まっていた更なる多ピン化を実現した複数封止型半導体装置を提供する。

【構成】半導体素子の電子部の面に、半導体素子の電子と電気的に接続するための内部電子部と、半導体素子の電子部の面へ覆して外部へと向く外部電子部への接続のための外部電子部と、自己内部電子部と外部電子部とを連絡する接続リード部とを一体とした複数のリード部とを、接線端子利用を介して、固定して設けており、且つ、固着基板への接続のための半田からなる外部電極を前記複数の各リードの内部電子部に露出させ、少なくともその反対側からなる外部電子部の一端に自己部より外部に露出させて設けている。



〔蒙古文書〕

(は次項) キムは妻子の在宅前の夜に、キムは妻子の娘子と妻の夫には親子たる内臣スチルと、キムは妻子の娘子の夫への復讐して内臣へと向く内臣回路への形成のための内臣妻子部と、内記内臣妻子部と内臣妻子部とを連結する内臣リード部とモータとしたリード部を複数個、内記は客室席を介して、比較して並行しており、且つ、回路基盤部への実装のためのキヤウからなる内臣妻子部を内花押部のモリードの内臣妻子部に置きさせ、少なくとも内記キヤウからなる内臣妻子部の一部にキヤウよりもより内記に露出させて並行していることを併記と下記並行止器を複数名置。

〔註本段2〕 「日本版」において、本題所見の母子は半邊性女子の母子の「一の辺」の辺の端中心部以上にそって配区されており、リード部は母子の母子を承認ように対向し約記「一の辺」にはいさけられていうことを利用とする出展計上型半邊性母子。

〔放次第3〕 これは男子の母子と云ふ間に口説くられた  
内の内部双子姫と、内臣臣臣と口説くられた内臣双子  
姫と、外記内部双子姫と内臣双子姫とを口説くられたリ  
ード部とを一組とし、内臣双子姫を、形成リード部を  
介して、リードフレーム姫から口説くる一方向側に突出  
させ、引向し先双子同士で通は使を介して口説くる一  
方の内部双子姫を対立させており、且つ、名内臣双子姫の  
外側で、形成リード部と通はし、一組として全体を包肉  
する外に頭を突いていることを特徴とするリードフレー

〔次回第4〕 本体底子の電子部の上に、半導体底子と電気的に接続するための内部底子部と、半導体底子の電子部の面へ直接して内蔵底子部と、半導体底子の電子部の面へ直接して外蔵底子部と、外記内部底子部との底子部とを直結するは或リード部とを一体とした複数のリード部とを、始終直角状を介して、固定して設けておる。且つ、外蔵基板への実装のためのキヤからなるも外蔵基板へ記載複数のモリードの外蔵底子部に連結させ、なくとも内蔵半田からなる外蔵底子部の一部は底面部より部に露出させて設けている旨既付止型半導体底子の 10 2万種であつて、少なくとも、(A) エッチング加工で、半導体底子の電子部とに電気的に接続するための内部底子部と、外蔵基板と接続するための外蔵底子部と、内蔵底子部と外蔵底子部とを直結するは或リード部と一体とし、又外蔵底子部を、各モリード部を介して、一ドフレーム部から離れて一方斜面に突出させ、又一外蔵基板で這合部を介して接続する一对外のねじ孔を複数設けており、且つ、各外蔵底子部の内蔵部で、リード部と連結し、一端として空孔を設ける外蔵部で設けているリードフレームを作成する工法、(B) リードフレームの外蔵底子部側でない面(裏面)に穴を設け、孔ちはき金型により、内蔵する外蔵底子部を接続する導通部とは底面部に貫通する導通孔 15

けられた結果は、リードフレームの内に取り  
かれた部分がエビネキテの結果にくもようにして  
封筒電力を充てして、リードフレーム全体をヒートシール  
する工法。(C)リードフレームの内に取  
りかれた部分を内から外によりのび延ばす工法。

(D) キミが母子の母子組と、切絆されて、モロコシタヘ石川された内田母子組の先祖組とモワイテボンティングしたはに、解説によりた近畿母子組のみモタ区に近畿ヨリタキはモリヒテする工達。(E) 石川大判に提出した近畿母子組にてキ田からならぬ御用事モリヒテする工達、とももひことを内田とてモル用事止近畿母子組の組を方。

## （児童の注目な技術）

100011

【最高上の財用分割】吉良明は、本店は更子を販売する財用分割の即時返済型（プラスチックパッケージ）にし、次に、支店は更子を向上させ、更つ、多ビン化にてどうキは新規とその販促方にねたる。

00021

技術の進歩) 近年、半導体装置は、本質的化、小型化の進歩と電子機器の高性能化と見だせ小化の傾向(?)から、LSIのASICに代表されるように、ますます高度化、高度化になってきている。これに伴い、リードフレームを用いた封止型の半導体装置パッケージにおいても、その実現のトレンド SOJ (Small Outline-J-Lead Package) や QFP (Quad Flat Package) のような四辺又多型のパッケージを、TSOP (Thin Small Outline Package) の既存による同型化を主軸としたページの小型化へ、さらににはパッケージ内部の3次元によるチップ取付の実現上を目的としたLOC (Lead On Chip) の実現へと進展してきた。しかしながら封止型や多型の基盤パッケージには、本質的化、高化たとともに、更に一層の多ビン化、同型化、小型化の流れであり、上記実現のパッケージにおいてもチップ部分のリードの引き回しがあるため、パッケージ化に限界が見えてきた。また、TSOP等のパッケージにおいては、リードの引き回し、ピンビン多ビン化に対しても限界が見えてきた。

०३३

〔発明が解決しようとする目的〕上記のように、更なる簡略化・軽量化の実現は、各部構成が均一のうえで、取扱い・運搬の容易化が第一の目標となつてゐる。従つて、本発明は、このような状況のもと、本装置を筐体パッケージサイズに収めるためのタップの占率を上げ、本装置は区域の小型化に寄与させ、周囲基板への実装面積を削減できる。即ち、周囲基板への実装面積を向上させることができることで、筐体外尺寸を縮減しようとするものである。また、周囲

に従事のT S O P等の小包パッケージに因縁であった更なる多機能化を実現しようとすらものである。

(10004)

〔0005〕そして、上記において、本篇は電子の電子  
は半導体電子の電子層の二つの辺の端中心部端上にそっ  
て配置されており、リード部は電気の電子を挿むように  
対向した形一对の辺に沿いなければいることを利用と  
するものである。また、本発明のリードフレームは、嵌  
合封止型半導体装置用のリードフレームであって、半導  
体電子の電子と電気的に接続するための内部電子部と、  
外部端子と接続するための外端電子部と、前記内部電子  
部と外端電子部とを直す下るが並リード部とを一体と  
し、はれ部は電子を、はれリード部を介して、リードフ  
レーム部から嵌合する一方内側に突出させ、内側に先端  
部端子ではれ部を介して接続する二つの内部電子部を内  
部に設けており、且つ、も外端電子部の外側で、はれリー  
ド部と連絡し、一端として全部を保持するため部を取  
っていることを特徴とするものである。又、上記リードフ  
レームにおいて、内部電子部と外端電子部とそれを組み  
るはれリード部とを一体とした組みを複数リードフレ  
ーム部に二次元的に配列するして形成することによりB  
A (Ball Grid Array) タイプの嵌合  
封止型半導体装置用のリードフレームとすることとしてお

〔0006〕本発明の被覆剤止安平萬株式会社の製法とは、半導体電子の電子部の上に、半導体電子の電子部と電気的に連絡するための内部電子部と、半導体電子の電子部の面へ区して外部へと向く外部電極への引抜のための外部電子部と、前記内部電子部と外部電子部とを基盤する接着リード部と一併とした電気のリード部とを、上述接着部を層を介して、固定して並びており、且つ、上述基盤等への固定のための半導体からなる固定装置を該記接着部の各リード部の外縁部に設置する。ルーチンによ

日本からならぬもの日本語の一部には在り得るが、日本に日本として並んでいられるのが日本語である。日本には在り得て、少なくとも、(A) ニッティング加工にて、本題は電子の電子と名義に付けていたもの内蔵電子部と、外蔵回路と構成するための内蔵電子部と、外記内部電子部とかれば電子部とを並べておいたリードフレームとを一式とし、外記電子部を、以下リードフレームを介して、リードフレーム面から露出する一方内側に取出させ、内側に元来取付されて置かれ部を介しては露出する一方の内蔵電子部を内蔵せりてあり、且つ、それを電子部のためて、はがれリード部と離隔し、一式として全体を保持するかたどをせりているリードフレームを作成する工程。(B) 外記リードフレームの内蔵電子部側でない面(正面)に絶縁層を設け、内蔵電子部とは絶縁層に対応する位置に設けられた地線ヒートセグメントを、リードフレームの内蔵された部分(本題は電子の電子部)にくらようにして、内記部材を設けて、リードフレーム全体を本題は電子へ接続する工程。(C) リードフレームの内蔵部を含む不要の部分を5はを全端によりめ断開する工程。(D) 半導体裏の電子部と、切離されて、半導体裏へ接続された内蔵電子部の先端部とをワイヤボンディングした後に、鋼により内蔵電子部のみを外部に露出させて全体を封する工程。(E) 外記内蔵部に露出した外蔵電子部面に日本からならぬ電極を作成する工程。とを含むことを記す。

{0007}

〔作用〕 本発明の歯皿封止型半導体装置は、上記のような構成にすることにより、半導体装置パッケージサイズにおけるチップの占有率を上げ、半導体装置の小型化に対応できるものとしている。即ち、半導体装置の固形基板への実装率はを圧縮し、固形基板への実装密度の向上を可能としている。詳しくは、内部電子部、外部電子部とを一體とした複数のリード部を半導体電子部に貼付後から一端を引いて固定し、外部電子部に半導体からなる外部電極部を接続させていることより、本装置の小型化を達成している。そして、上記半導体からなる外部電極部を、半導体電子部には平行な面で二次元的に配列することにより、半導体装置の多ピン化を可能としている。半導体からなるリード部を半導体ボールとし、二次元的に並べて配置した場合にはBCGAタイプとなり、半導体装置の多ピン化にも対応できる。また、上記において、半導体電子部の電子が半導体電子部の電子部の一端の辺の端中心部線上にそって配置され、リード部は複数の電子を挟むように内側し且つ一端の辺に沿い抜けられており、底面が接着とし、裏面に施した溝道としている。本発明のリードフレームは、上記のような構成にすることにより、上記歯皿封止型半導体装置の用途を可能とするものであらうが、過去のリードフレームと同様のエンチ

とがでます。二回車の車輪止を車体底面に取付た  
は、上花リードフレームを用いて、リードフレームのカ  
スコ子側でない面(底面)に花輪止を付け、花輪止を  
金型により、内向する内部電子部風土を削除する花輪止  
と花輪底面に付ける位置に付けられた花輪止とを打ち  
はき、リードフレームの花輪止がされた部分が半導体電子  
の端子部にくるようにして、花輪底面を介して、リード  
フレーム全体を半導体電子へ接し、リードフレーム  
の内向側を含む不規則部分を打ち抜き金型により花輪止  
することにより、内部電子とかは電子モードとした組  
みを半導体電子上に固定した。本発明の、半導体電子  
の小型化が可能なら、且つ、多ビン化が可能な花輪止  
半導体電子の構造を可能としている。

## 〔0008〕

〔実施例〕 本発明の花輪止半導体電子の実施例を以  
下、図にそって説明する。図1(a)は本実施例花輪止  
半導体電子の断面構成図であり、図1(b)は実施  
例の外観図である。図1中、100は花輪止半導体電  
子、101は半導体電子、102はリード底、102A  
は内部電子部、102Bは外部電子部、102Cは内  
リード部、101Aは電子層(パッド部)、103はワ  
イヤ、104は地盤層部、105は被覆層、106は  
半田(ペースト)からなる花輪止半導体電子であ  
る。本実施例花輪止半導体電子は、前述するリードフレームを用い  
たもので、内部電子部102A、外部電子部102Bを  
一体とした半導体のリード底102を多層半導体電子1  
01上に接着する花輪止半導体電子である。半導  
体電子部102B先に半田からなる外向側部を花輪底10  
5より外側へ突出させておけた。パッケージ底面が半導  
体電子部の底面に接する花輪止半導体電子であ  
り、周囲各部へ露出される所には、半田(ペースト)を  
充填、固化して、外部電子部102Bが外向側部と同様  
に接続される。本実施例花輪止半導体電子は、図  
1(b)に示すように、半導体電子101の電子層(パ  
ッド部)101Aは半導体電子の中心部にはさみ内側に  
て2回づつ、中心部1に沿って配置されており、リード  
底102も、内部電子部102Aが既記載電子部(パッド  
部)に囲った位置に半導体電子101の底の内側に中央  
部を読み内するように配置されている。外部電子部1  
02Bは内部電子部102Aから離れてリード底102C  
を介して離れて位置し、ほぼ半導体電子の底面までに離  
れた位置で半導体電子部に固定する方向に、内側リード  
底102CがL字に彎曲り、外部電子部102Bはその先  
に位置し、半導体電子の底に平行な底面で一様に  
配置をしている。即ち、中心部1を読み2列の内側  
リード底102Bの内側を絞りておこなう内側リード  
底102Cに連結させ、半田(ペースト)からなる外向側部10  
5より外側に露出させておけている。半導  
体電子部102Aとしては、100mm底のホリイ  
ド系の熱可塑性樹脂をHMI22C(B22C)を用ひ  
10

とし)を用いたが、既に、シリコンエポキシド1  
TA1715(日本ヘーキライト株式会社)やセラフィック  
樹脂PHCS200(日立セラフィック会社)等が開発さ  
れらる。上記実施例では、半田ペーストからなる外向  
側部であるが、この部分は半田ボールに化してしま  
う。本実施例花輪止半導体電子は、上述のように、  
パッケージ底面が半導体電子部の底面に接着する。因  
めに小型化されたパッケージであるが、四方万向につい  
ても、41.0mm以下にすることがで、厚型し内  
側に追加できるものである。本実施例においては内側を  
底面を、半導体電子の電子層(パッド部)にない2列に  
配列したが、半導体電子の電子層を二次元的に配列  
し、内部電子部と外部電子部との一体となつた構造を取  
り、半導体電子の電子層に二次元的に配列しておらず  
ることにより、半導体電子の、一層の多ビン化に十分か  
である。

〔0009〕 ついで、本発明のリードフレームの実施例  
を示し、既にしとづいて説明する。本実施例リードフレ  
ームは、上記実施例半導体電子に用いられたものであ  
る。図2は本実施例リードフレームの平面図を示すもの  
で、図2中、200はリードフレーム、201は内部電  
子部、202は外部電子部、203は底板リード部、2  
04は蓋板部、205は外向側部である。リードフレーム  
は4×2合金(Ni42%のFe合金)からなり、リード  
フレームの底201は、内部電子部のある内側部で0.05  
mm、外部電子部のある外側部で0.2mmである。内  
部電子部の外側する外向側風土を高めする底板部203  
も同様(0.05mm厚)に形成されており、底板203  
は底板部203を除する他の花輪止半導体電子に付  
けられる組合せとなる所の花輪止半導体電子に付  
けられる組合せとなる。本実施例では外部電子部202  
は丸状であるが、これに規定はされない。また、リード  
フレーム200として4×2合金を用いたがこれに規定され  
ない。既に見てし良い。

〔0010〕 次に、上記実施例リードフレームの製造方  
法を圖を用いて簡単に説明する。図4は本実施例リード  
フレームを形成した工程を示したものである。まず、4  
×2合金(Ni42%のFe合金)からなる、底201、2  
0mmのリードフレーム底板200を形成し、底の底面を  
底板部203を行なう内側面を形成した(図4(a))は、リ  
ードフレーム200は300の底面に既先端のレジスト201  
を生じ、取出した。(図4(b))。

次いで、リードフレーム底板200の底面から底面のハ  
グーン底を用いてレジストの所定の部分のみに露出を行  
なった後、表面處理し、レジストバターン201Aを形成  
した。(図4(c))

内レジストとてしは東洋灰化物セラミックのニカ配線はレ  
ジスト(PNCRレジスト)を使用した。次いで、レジ  
ストバターン201Aを既底面と並んで、37°C、  
48ボーメの既先端ニカ配線にて、リードフレーム底  
板200の底面からスプレイエッティングして、カカオは

の平野区が図2に示すアクリルフレームを作成した。

(図3(c))。図2(b)のは、図2(a)～(a2)における加工区である。これは、レジストを形成した後、既存部を除いた後、所定の区間(内部は子供分を含む領域)のみに金メッキ処理を行った。(図3(e))

尚、上記リードフレームの製造工程においては、図2(b)に示すように、内側部と外側部を形成するため、内側部子供用面部からのエッチング(露出)を多く行い、反対面部からは少なめにエッチング(露出)を行った。また、セミシキに代え、金メッキやバラジウムメッキでも良い。上記のリードフレームの寸法は、1ヶの半面は又正を形成するために必要なリードフレーム1ヶの寸法であるが、基本は生産性の観点から、リードフレーム素材をエッチング加工する様、図2に示すリードフレームを複数個付けした状態で作成し、上記の工程を行う。この場合は、図2に示す外側部205の一部に遮断する際は(表示していない)リードフレームの外側に並びて遮断すればよしとする。

(0011) 次に、上記のようにして作成されたリードフレームを用いた。本発明の端末片止型半導体装置の製造方法の実施例を図にそって説明する。図4は、本実施例端末片止型半導体装置の製造工程を示すものである。図3に示すようにして作成されたリードフレーム400の外側端子部402尾成部(露出)と対向する裏面に、ボリイミド系熱硬化型の接着剤を401(テープ)401' (日本化成株式会社製、HM122C)を、400' C、6Kg/m<sup>2</sup>で1.0gf/cm<sup>2</sup>まで圧力を加えてはりつけた(図4(a))。この状態の平野図を図5に示す。このは力ちばき金型405A、405Bにて(図4(b))、対向する内側端子部の先端部を遮断する寸法は403と、その部分の接着剤を401とせらばいした。(図4(c))

次いで、内側端子部404および圧着用金型406A、406Bを用い、内側端子404を含む不意の部分を切り離す(図4(d))と同時に、端子部404を介して本体底面407上にリード部408の底圧を行った。(図4(e))

尚、この図4(d)に示す、内側リードと遮断してリードフレーム全体を支えている内側部204を含む不意の部分を切り離しは、端末片止した後に行ってしまい、この場合には、通常の厚層リードフレームを用いたOFPパッケージ等のようにダムバー(表示していない)を設けると良い。リード部410を半導体端子411へ施設した後、ワイヤー414により、半導体端子(ハンド)411Aとリード部410の内部端子部410Aとを電気的に接続した。(図4(f))

その後、所定の金型を用い、エポキシ系の樹脂415でリード部410の内部端子部410Bのみを固定させ、全体を封止した。(図4(g))

ここでは、表面の金型(表示していない)を用いたが、

既定の面(内部端子部)を用いて封止できるが、逆にしき金型には必要としない。次いで、封止されていない内側部子供用面部410B上に半導体ベーストをスクリーン印刷により塗布し、半田(ベースト)からなる内側部416を作成し、本発明の端末片止型半導体装置を作成した。(図4(h))

尚、半田からなる内側部416の外観は、スクリーン印刷に規定されるものではなく、リフロー等によるボッティング等でもし、内側部416と半導体装置との形状に合わせた半田の半田が用いられるが良い。

(0012)

(発明の効果) 本発明は、上記のように、更なる封止型半導体装置の基盤化、高機能化が求められる状況のもと、半導体装置パッケージサイズにおけるチップの占有面を上げ、半導体装置の小型化に対応させ、内側部への実装面積を確保できる。即ち、内側部への実装面積を向上させることができると半導体装置の性能を可及としたものであり、同時に実現したTSOP等の小型パッケージに因るであった更なる多ピン化を実現した臓器封止型半導体装置の実現を可能としたものである。

(図面の簡単な説明)

(図1) 実施例の端末片止型半導体装置の断面図及び部品名図

(図2) 実施例のリードフレームの平野図

(図3) 実施例のリードフレームの製造工程図

(図4) 実施例の端末片止型半導体装置の製造工程

(図5) 実施例のリードフレームに接着剤を401はりつけた状態の平野図


(符号の説明)

100	端末片止型半導体装置
101	半導体端子
101A	端子部(ハンド部)
102	リード部
102A	内側端子部
102B	外側端子部
102C	内側リード部
103	ワイヤ
104	接着剤
105	脚部
106	半田(ベースト)からなる内側部
200	リードフレーム
201	内側端子部
202	外側端子部
203	内側リード部
204	底面
205	内側部
300	リードフレーム素材
301	レジスト


303A 内部電子部  
 303B 外部電子部  
 304 運び部  
 305 リードフレーム  
 306 フレーム  
 400 リードフレーム  
 401 地盤用部材(テープ)  
 402 外部電子部  
 403 運び部

405A, 405E 1750222  
 406A, 406B 1750222  
 410 リード部  
 410A 内部電子部  
 410B 外部電子部  
 410C 機械リード部  
 411 本操作電子  
 411A ワイヤー  
 415 電線


(図1)




(図2)




三



( 84 )



(E S)



Japanese Patent Laid-Open Publication No. Heisei 8-125066

(TITLE OF THE INVENTION)

Resin Encapsulated Semiconductor Device, Lead Frame  
5 Used Therein, and Fabrication Method for the Resin  
Encapsulated Semiconductor Device

(CLAIMS)

1. A resin encapsulated semiconductor device  
10 comprising:

a semiconductor chip;  
a plurality of leads fixedly attached to a terminal-end surface of the semiconductor chip by an insulating adhesive interposed between the semiconductor chip and the leads, each of the leads including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of the semiconductor chip, an outer terminal portion extending outwardly in a direction orthogonal to the terminal-end surface of the semiconductor chip and adapted to be connected to an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other; and

25 outer electrodes each connected to the outer terminal portion of an associated one of the leads and made of

solder to allow the semiconductor device to be mounted on a circuit board, at least a part of the outer leads being externally exposed from a resin encapsulate.

5        2. The resin encapsulated semiconductor device according to claim 1, wherein the terminals of the semiconductor chip are arranged along a substantially center line between a pair of sides of the semiconductor chip on the terminal-end surface of the semiconductor chip, 10 and the leads are arranged in two facing sets along the sides of the semiconductor chip, respectively, in such a fashion that the terminals of the semiconductor chip are interposed between the two facing lead sets.

15        3. A lead frame comprising:  
            a plurality of leads each including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of a semiconductor chip, an outer terminal portion adapted to 20 be connected to an associated one of terminals of an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other;  
            each of the outer terminal portions of the leads 25 being protruded in a direction orthogonal to a lead frame

surface via an associated one of the connecting lead portions;

the inner lead portions of the leads being arranged in pair in such a fashion that the leads of each lead pair have facing tips, respectively;

connecting portions each adapted to connect the facing tips of the leads included in an associated one of the lead pairs; and

an outer frame portion arranged outside the outer terminal portions and connected to the connecting lead portions in such a fashion that they form an integral structure together, thereby protecting the entire portion of the lead frame.

15        4. A method for fabricating a semiconductor device including a semiconductor chip, a plurality of leads fixedly attached to a terminal-end surface of the semiconductor chip by an insulating adhesive interposed between the semiconductor chip and the leads, each of the leads including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of the semiconductor chip, an outer terminal portion extending outwardly in a direction orthogonal to the terminal-end surface of the semiconductor chip and adapted to be connected to an external circuit,

and a connecting lead portion adapted to connect the inner and outer terminal portions to each other; and outer electrodes each connected to the outer terminal portion of an associated one of the leads and made of solder to allow  
5 the semiconductor device to be mounted on a circuit board, at least a part of the outer leads being externally exposed from a resin encapsulate, comprising the steps of:

(A) fabricating a lead frame including a plurality of leads each including integral portions, that is, an inner  
10 terminal portion adapted to be electrically connected to an associated one of terminals of a semiconductor chip, an outer terminal portion adapted to be connected to an associated one of terminals of an external circuit, and a connecting lead portion adapted to connect the inner and  
15 outer terminal portions to each other, each of the outer terminal portions of the leads being protruded in a direction orthogonal to a lead frame surface via an associated one of the connecting lead portions, - the inner lead portions of the leads being arranged in pairs in such a fashion that the leads of each lead pair have facing tips,  
20 respectively, connecting portions each adapted to connect the facing tips of the leads included in an associated one of the lead pairs, and an outer frame portion arranged outside the outer terminal portions and connected to the  
25 connecting lead portions in such a fashion that they form

an integral structure together, thereby protecting the entire portion of the lead frame;

(B) applying an insulating layer to a surface of the lead frame opposite to the outer terminal portions,  
5 punching out the connecting portions adapted to connect facing ones of the inner lead portions to each other along with portions of the insulating layer respectively arranged at regions corresponding to the connecting portions by use of punching dies, aligning the punched portions of the lead  
10 frame with the terminals of the semiconductor chip, and mounting the entire portion of the lead frame on the semiconductor chip by the adhesive interposed therebetween;

(C) cutting off unnecessary portions of the lead frame including the outer frame portion by use of punching  
15 dies, thereby removing the cut-off portions;

(D) wire-bonding the terminals of the semiconductor chip with tips of the inner terminal portions mounted on the semiconductor chip, and encapsulating the semiconductor chip and the lead frame by a resin while allowing a surface  
20 of the lead frame toward the outer terminal portions to be externally exposed; and

(E) forming outer electrodes made of solder on the exposed lead frame surface toward the outer terminal portions.

## (DETAILED DESCRIPTION OF THE INVENTION)

## (FIELD OF THE INVENTION)

The present invention relates to a resin encapsulated semiconductor device (plastic package) in which a semiconductor chip is packaged, and more particularly to a semiconductor device configured to achieve an improvement in mounting density or to have a multi-pinned structure and a method for manufacturing such a semiconductor device.

## 10 (DESCRIPTION OF THE PRIOR ART)

Recently, semiconductor devices have been developed to have a higher integration degree and a higher performance by virtue of developments of techniques associated with an increase in integration degree and 15 miniaturization and in pace with the tendency of electronic appliances to have a high performance and a light, thin, simple, and miniature structure. A representative example of such semiconductor devices is an ASIC of LSI. For instance, developments of resin encapsulated semiconductor 20 device plastic packages have been advanced from surface-mounting packages such as SOJs (Small Outlined-Leaded Packages) or QFPs (Quad Flat Packages) to packages having a miniature structure mainly achieved in accordance with a thinness obtained by virtue of developments of TSOPs (Thin Small Outline Packages) or to LOC (Lead On Chip) structures 25

adapted to achieve an improvement in the chip packaging efficiency by virtue of developments of an internal three-dimensional package structure. In addition to an increase in integration degree and improvement in performance, there  
5 has also been growing demand for an increase in the number of pins, thickness, and miniaturization of resin encapsulated semiconductor packages. In the above mentioned conventional packages, however, there is a limitation in miniaturization because those packages have a  
10 structure in which leads are arranged around a chip. Similarly, leads are arranged around a chip in the case of miniature packages such as TSOPs. In such packages, there is also a limitation in increasing the number of pins due to the pin pitch used.

15

(SUBJECT MATTERS TO BE SOLVED BY THE INVENTION)

As mentioned above, there has been demand for an increase in integration degree and improvement in performance of resin encapsulated semiconductor devices.  
20 Also, there has also been growing demand for an increase in the number of pins, thickness, and miniaturization of resin encapsulated semiconductor packages. In such situations, the present invention makes it possible to increase the occupancy degree of a chip in a semiconductor package with  
25 a limited size while reducing the mounting area of the

semiconductor package on a circuit board to achieve a miniaturization of the resulting semiconductor device. That is, the present invention is adapted to provide a resin encapsulated semiconductor device capable of 5 achieving an improvement in the mounting density thereof on a circuit board. Also, the present invention is adapted to achieve an increase in the number of pins which is difficult in miniature packages such as conventional TSOPs.

10 [MEANS FOR SOLVING THE SUBJECT MATTERS]

The resin encapsulated semiconductor device of the present invention is characterized in that it comprises: a semiconductor chip; a plurality of leads fixedly attached to a terminal-end surface of the semiconductor chip by an insulating adhesive interposed between the semiconductor chip and the leads, each of the leads including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of the semiconductor chip, an outer terminal portion extending outwardly in a direction orthogonal to the terminal-end surface of the semiconductor chip and adapted to be connected to an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other; and outer electrodes each connected to the outer terminal portion of an associated one of the 15 20 25

leads and made of solder to allow the semiconductor device to be mounted on a circuit board, at least a part of the outer leads being externally exposed from a resin encapsulate. The above semiconductor device can be 5 embodied into a BGA (Ball Grid Array) type resin encapsulated semiconductor device by arranging a plurality of leads each having an inner terminal portion and an outer terminal portion integral with each other in a two-dimensional fashion on the terminal-end surface of the 10 semiconductor chip and forming the outer electrodes in the form of solder balls.

The above semiconductor device is also characterized in that the terminals of the semiconductor chip are arranged along a substantially center line between a pair 15 of sides of the semiconductor chip on the terminal-end surface of the semiconductor chip, and the leads are arranged in two facing sets along the sides of the semiconductor chip, respectively, in such a fashion that the terminals of the semiconductor chip are interposed 20 between the two facing lead sets. The lead frame of the present invention is characterized in that it comprises: a plurality of leads each including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of a 25 semiconductor chip, an outer terminal portion adapted to be

connected to an associated one of terminals of an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other; each of the outer terminal portions of the leads being protruded 5 in a direction orthogonal to a lead frame surface via an associated one of the connecting lead portions; the inner lead portions of the leads being arranged in pair in such a fashion that the leads of each lead pair have facing tips, respectively; connecting portions each adapted to connect 10 the facing tips of the leads included in an associated one of the lead pairs; and an outer frame portion arranged outside the outer terminal portions and connected to the connecting lead portions in such a fashion that they form an integral structure together, thereby protecting the 15 entire portion of the lead frame. The above lead frame can be embodied into a lead frame for a BGA (Ball Grid Array) type resin encapsulated semiconductor device by arranging a plurality of leads each having an inner terminal portion and an outer terminal portion integral with each other in a 20 two-dimensional fashion on the terminal-end surface of the semiconductor chip and forming the outer electrodes in the form of solder balls.

The present invention is also characterized by a method for fabricating a semiconductor device including a 25 semiconductor chip, a plurality of leads fixedly attached

to a terminal-end surface of the semiconductor chip by an insulating adhesive interposed between the semiconductor chip and the leads, each of the leads including integral portions, that is, an inner terminal portion adapted to be 5 electrically connected to an associated one of terminals of the semiconductor chip, an outer terminal portion extending outwardly in a direction orthogonal to the terminal-end surface of the semiconductor chip and adapted to be connected to an external circuit, and a connecting lead 10 portion adapted to connect the inner and outer terminal portions to each other; and outer electrodes each connected to the outer terminal portion of an associated one of the leads and made of solder to allow the semiconductor device to be mounted on a circuit board, at least a part of the 15 outer leads being externally exposed from a resin encapsulate, comprising the steps of: (A) fabricating a lead frame including a plurality of leads each including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one 20 of terminals of a semiconductor chip, an outer terminal portion adapted to be connected to an associated one of terminals of an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other, each of the outer terminal portions 25 of the leads being protruded in a direction orthogonal to a

lead frame surface via an associated one of the connecting lead portions, the inner lead portions of the leads being arranged in pairs in such a fashion that the leads of each lead pair have facing tips, respectively, connecting portions each adapted to connect the facing tips of the leads included in an associated one of the lead pairs, and an outer frame portion arranged outside the outer terminal portions and connected to the connecting lead portions in such a fashion that they form an integral structure together, thereby protecting the entire portion of the lead frame; (B) applying an insulating layer to a surface of the lead frame opposite to the outer terminal portions, punching out the connecting portions adapted to connect facing ones of the inner lead portions to each other along with portions of the insulating layer respectively arranged at regions corresponding to the connecting portions by use of punching dies, aligning the punched portions of the lead frame with the terminals of the semiconductor chip, and mounting the entire portion of the lead frame on the semiconductor chip by the adhesive interposed therebetween; (C) cutting off unnecessary portions of the lead frame including the outer frame portion by use of punching dies, thereby removing the cut-off portions; (D) wire-bonding the terminals of the semiconductor chip with tips of the inner terminal portions mounted on the semiconductor chip, and

encapsulating the semiconductor chip and the lead frame by  
a resin while allowing a surface of the lead frame toward  
the outer terminal portions to be externally exposed; and  
(E) forming outer electrodes made of solder on the exposed  
5 lead frame surface toward the outer terminal portions.

(FUNCTIONS)

With the above mentioned configuration, the resin  
encapsulated semiconductor device of the present invention  
10 can increase the occupancy degree of the chip while  
achieving a miniaturization thereof. That is, the resin  
encapsulated semiconductor device is capable of reducing  
the mounting area thereof on a circuit board and achieving  
an improvement in the mounting density thereof on the  
15 circuit board. In particular, the present invention  
achieves a miniaturization of the semiconductor device by  
fixedly attaching a plurality of leads each including an  
inner terminal portion and an outer terminal portion  
integral with each other to a surface of a semiconductor  
20 chip by an insulating adhesive layer interposed between the  
semiconductor chip and the leads, and connecting outer  
electrodes made of solder to the outer terminal portions,  
respectively. Also, the present invention achieves an  
increase in the number of pins in the semiconductor device  
25 by arranging the outer electrodes made of solder in a two-

dimensional fashion on a plane parallel to the surface of the semiconductor chip. Where the outer electrodes made of solder are formed in the form of solder balls and arranged in a two-dimensional fashion, a BGA type semiconductor device capable of achieving an increase in the number of pins can be obtained. In the above semiconductor device, the terminals of the semiconductor chip are arranged along a substantially center line between a pair of sides of the semiconductor chip on the terminal-end surface of the semiconductor chip, and the leads are arranged in two facing sets along the sides of the semiconductor chip, respectively, in such a fashion that the terminals of the semiconductor chip are interposed between the two facing lead sets. Thus, the semiconductor device has a simple structure suitable in regard to productivity. The lead frame of the present invention makes it possible to fabricate the above mentioned resin encapsulated semiconductor device by virtue of there above mentioned configuration thereof. However, this lead frame can be fabricated using a half etching method during an etching process as used for conventional lead frames. The method for fabricating a resin encapsulated semiconductor device in accordance with the present invention involves the steps of applying an insulating layer to a surface of the lead frame opposite to the outer terminal portions, punching out

the connecting portions adapted to connect facing ones of  
the inner lead portions to each other along with portions  
of the insulating layer respectively arranged at regions  
corresponding to the connecting portions by use of punching  
5 dies, aligning the punched portions of the lead frame with  
the terminals of the semiconductor chip, and mounting the  
entire portion of the lead frame on the semiconductor chip  
by the adhesive interposed therebetween, and cutting off  
unnecessary portions of the lead frame including the outer  
10 frame portion by use of punching dies, thereby removing the  
cut-off portions. Thus, a plurality of leads each  
including an inner terminal portion and an outer terminal  
portion integral with each other are mounted on a  
semiconductor chip. Accordingly, the present invention  
15 makes it possible to achieve a miniaturization of  
semiconductor devices. In accordance with the present  
invention, it is also possible to fabricate a resin  
encapsulated semiconductor device having an increased  
number of pins.

20

#### (EMBODIMENTS)

Hereinafter, embodiments of the present invention  
associated with resin encapsulated semiconductor devices  
will be described in conjunction with the annexed drawings.

25 Fig. 1A is a cross-sectional view schematically

illustrating a resin encapsulated semiconductor device according to an embodiment of the present invention. Fig. 1B is a perspective view illustrating an essential part of the resin encapsulated semiconductor device. Figs. 1A and 5 1B, the reference numeral 100 denotes the resin encapsulated semiconductor device, 101 a semiconductor chip, 102 leads, 102A inner terminal portions, 102B outer terminal portions, 102C connecting lead portions, 101A contacts (pads), 103 wires, 104 an insulating adhesive, 105 a resin encapsulate, 106 outer electrodes made of solder (paste), respectively. The resin encapsulated semiconductor device according to this embodiment is fabricated using a lead frame which will be described hereinafter. In this resin encapsulated semiconductor 10 device, a plurality of L-shaped leads 102, each of which has an inner terminal portion 102A and an outer terminal portion 102 integral with each other, are mounted on a semiconductor chip 101 by means of an insulating adhesive 104. An outer electrode 106, which is made of solder, is 15 attached to each outer terminal portion 102B. The outer electrode 106 is outwardly protruded from a resin encapsulate 105. The resin encapsulated semiconductor device configured as mentioned above has a package area substantially equal to the entire area thereof. When this 20 semiconductor device is mounted on a circuit board, the 25

solder is melted and then solidified to allow the outer terminal portions 102B to be electrically connected to an external circuit. In the resin encapsulated semiconductor device according to the illustrated embodiment, contacts (pads) 101A provided at the semiconductor chip 101 are arranged in pairs along a center line L of the semiconductor chip 101 at opposite sides of the center line L in such a fashion that contacts included in each contact pair face each other. The outer terminal portion 102B of each lead is spaced apart from the inner terminal portion 102A of the lead. Between the inner and outer terminal portions 102A and 102B; a connecting lead portion 102C is interposed. The connecting lead portion 102C of each lead is bent in a direction orthogonal to the major surface of the semiconductor chip at a position near an associated one of the side surfaces of the semiconductor chip 101, so that it has an L shape. In each lead, the outer terminal portion 102B is arranged at an end of the connecting lead portion 102C. The outer terminal portions 102B of the leads are arranged in a one-dimensional fashion on a plane parallel to the major surface of the semiconductor chip 101. That is, the outer terminal portions 102B are arranged in two lines at opposite sides of the center line L. As mentioned above, one outer electrode 106 made of solder is connected to the outer terminal portion 102B of

each lead and outwardly exposed from the resin encapsulate 105.

For the insulating adhesive 104, a polyimide-based thermoplastic adhesive having a thickness of 100 µm (HM122C 5 manufactured by Hitachi Chemical Co., Ltd.) is preferably used. Alternatively, a silicon denaturalized polyimide adhesive (ITA1715 manufactured by Sumitomo Bakelite Co., Ltd.) or a thermosetting adhesive (HG5200 manufactured by Tomoekawa Papermaking Co., Ltd.) may be used. Although 10 outer electrodes made of solder paste are used in the illustrated embodiment, solder balls may be used.

As mentioned above, the resin encapsulated semiconductor device according to the illustrated embodiment has a package area substantially equal to the 15 entire area thereof. That is, the illustrated embodiment of the present invention provides a package having a compact structure in regard to area. In accordance with the present invention, a thinned package structure can also be provided in that it is also possible to reduce the 20 package thickness to about 1.0 mm or less. Although the outer electrodes have been described as being arranged in two lines along the contacts (pads) of the semiconductor chip, they may be arranged in a two-dimensional fashion. This is achieved by arranging contacts of the semiconductor 25 chip in a two-dimensional fashion. On the surface of the

semiconductor chip arranged with those contacts, a plurality of terminal sets each having an inner terminal and outer terminal integral with each other are arranged in a two-dimensional fashion. In this case, it is possible to  
5 fabricate a semiconductor device using a semiconductor chip with an increased number of pins.

An embodiment of the present invention associated with a lead frame will now be described. The lead frame according to this embodiment is adapted to be used in the  
10 above mentioned semiconductor device. Fig. 2 is a plan view of the lead frame according to this embodiment. In Fig. 2, the reference numeral 200 denotes a lead frame, 201 inner terminal portions, 202 outer terminal portions, 203 connecting lead portions, 204 a connecting portion, and 205 an outer frame portion, respectively. The lead frame is made of 42 ALLOY (namely, an Fe alloy containing 42% Ni). The lead frame has a thickness of 0.05 mm at its thinner portion, that is, the inner terminal portions, and a thickness of 0.2 mm at its thicker portion, that is, the  
15 outer terminal portions. The connecting portion, which connects facing tips of the inner terminal portions to each other, has a thickness of 0.05 mm corresponding to that of the thinner portion. This connecting portion has a structure capable of allowing an easy punching thereof in  
20 the fabrication of the semiconductor device, as described  
25

hereinafter. Although the outer terminal portions 202 have a ball shape in the illustrated embodiment, they are not limited to this shape. Also, although the lead frame has been described as being made of the 42 ALLOY, it is not limited to this material. For the lead frame, a copper-based alloy may be used.

Now, fabrication of the lead frame according to the illustrated embodiment will be described in brief. Fig. 4 illustrates a process for fabricating the lead frame according to the illustrated embodiment. First, a lead frame blank 300 having a thickness of 0.2 mm was prepared which is made of a 42 ALLOY (an Fe alloy containing 42% Ni). The prepared lead frame blank 300 was then subjected to a cleaning process, thereby removing grease from the surfaces thereof (Fig. 3a). Subsequently, photoresist films 301 were coated over both surfaces of the lead frame blank 300, respectively. The coated photoresist films 301 were then dried (Fig. 3b).

Using desired pattern plates, the photoresist films 301 on both surfaces of the lead frame blank 300 were exposed to light at their desired portions. A developing process was then conducted to the light-exposed photoresist films 301, thereby forming photoresist patterns 301A.

For the photoresist films, a negative liquid-phase resist (PMER resist) manufactured by Tokyo Ohka Co., Ltd.

was used. Using the resist patterns 301A as anti-etch films, the lead frame blank 300 was subjected to a spray etching process at both surfaces thereof. The spray etching process was conducted using a ferric chloride solution of 48 BAUME at 57 °C. Thus, a lead frame having a structure of Fig. 2a was obtained (Fig. 3d). Fig. 2a is a plan view of the lead frame. Fig. 2b is a cross-sectional view taken along the line A1 - A2 of Fig. 2a. Thereafter, the remaining photoresist thin films were peeled off. The resulting structure was then subjected to a cleaning process. A gold plating process was subsequently conducted for desired portions of the lead frame, that is, regions including inner terminal portions (Fig. 3e).

In the fabrication process of the lead frame, the etching process was conducted with a large etch depth at one major surface of the lead frame blank where outer terminal portions are to be formed, and with a small etch depth at the other major surface of the lead frame. In place of the gold plating, silver or palladium plating may be utilized. The above mentioned lead frame fabrication process is adapted to manufacture a single lead frame required for the manufacture of a single semiconductor device. In terms of productivity, however, the etching process is conducted for lead frame units each corresponding to the single lead frame shown in Fig. 2. To

this end, a frame member (not shown) is provided at a desired portion of the peripheral edge of the lead frame so as to connect a desired part of the outer frame portion 205 shown in Fig. 2 to a corresponding one of an adjacent lead  
5 frame.

Using the lead frame fabricated as mentioned above, the resin encapsulated semiconductor device according to the present invention was fabricated. Now, a method for fabricating the resin encapsulated semiconductor device in accordance with an embodiment of the present invention will 10 be described. Fig. 4 illustrates the method for fabricating the resin encapsulated semiconductor device in accordance with the embodiment of the present invention. A polyimide-based thermosetting insulating adhesive (tape) 15 401 (HM122C manufactured by Hitachi Chemical Co., Ltd.) was applied to one surface, formed with the outer terminal portions 402, of the lead frame 400 fabricated as in Fig. 3 and the outer surface of the lead frame 400 using a hot pressing process conducted at 400 °C and 6 Kg/m<sup>2</sup> for 1.0 second Fig. 4a). The resulting structure is shown in Fig. 20 5 which is a plan view. Thereafter, the connecting portions 403 connecting facing tips of the inner terminal portions were punched using punching dies 405A and 405B (Fig. 4b). Also, portions of the insulating adhesive

(tape) corresponding to those connecting portions 403 were punched (Fig. 4c).

Subsequently, unnecessary portions of the lead frame including the outer frame 404 were cut off using outer frame punching and pressing dies 406A and 406B (Fig. 4d).  
5 The lead frame was then bonded to a semiconductor chip 407 at its leads 410 under pressure while applying heat (Fig. 4e).

The process for cutting off the unnecessary portion  
10 of the lead frame including the outer frame 404 supporting the entire portion of the lead frame along with the connecting lead portion, as shown in Fig. 4d, may be carried out after an resin encapsulating process. In this case, dam bars (not shown) are preferably provided, as in  
15 QFP packages typically using a lead frame having a single layer structure. After the mounting of the leads 410 on the semiconductor chip 411, the inner terminal portion 410 of each lead 410 was electrically connected to an associated one of terminals (pads) 411A of the  
20 semiconductor chip 411 (Fig. 4f).

Subsequently, an epoxy-based resin 415 was molded to encapsulate the resulting structure while exposing the outer terminal portions 410B of the leads 410 using a desired mold (Fig. 4g).

Although a specific mold (not shown) was used for the above process in the illustrated case, use of such a die may be unnecessary in so far as the resin encapsulating process can be conducted under the condition in which 5 desired portions (outer terminal portions) of the lead frame are left. Thereafter, a solder paste was coated on the exposed outer terminal portions 410B in accordance with a screen printing process, thereby forming outer electrodes 416 made of solder (paste). Thus, the fabrication of the 10 resin encapsulated semiconductor device according to the present invention was achieved (Fig. 4h).

Although the formation of the outer electrodes 416 made of solder has been described as being achieved using a screen printing process, it may be achieved using a reflow 15 or bonding process in so far as an amount of solder required for a connection of the semiconductor device to a circuit board is obtained.

(EFFECTS OF THE INVENTION)

20 As apparent from the above description, the present invention makes it possible to increase the occupancy degree of a semiconductor chip in a semiconductor package in situations requiring new resin encapsulated 25 semiconductor devices having a highly integrated structure while exhibiting a high performance. The present invention

also makes it possible to reduce the area of the semiconductor device on a circuit board in order to cope with a compactness of the semiconductor device. That is, the present invention can provide a semiconductor device capable of achieving an improvement in the mounting density on a circuit board. At the same time, the present invention can provide a resin encapsulated semiconductor device having a new multipinned structure which could not be realized in compact packages such as conventional TSOPs.